EIA/JEDEC STANDARD



Extension of Thermal Test Board Standards for Packages with Direct Thermal Attachment Mechanisms

JESD51-5

FEBRUARY 1999

ELECTRONIC INDUSTRIES ALLIANCE

JEDEC Solid State Technology Association





NOTICE

EIA/JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the EIA General Counsel.

EIA/JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

EIA/JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the EIA/JEDEC standards or publications.

The information included in EIA/JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby an EIA/JEDEC standard or publication may be further processed and ultimately become an ANSI/EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this EIA/JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7560/7559 or www.jedec.org

Published by ©ELECTRONIC INDUSTRIES ALLIANCE 1999 Engineering Department 2500 Wilson Boulevard Arlington, VA 22201-3834

"Copyright" does not apply to JEDEC member companies as they are free to duplicate this document in accordance with the latest revision of JEDEC Publication 21 "Manual of Organization and Procedure".

PRICE: Please refer to the current Catalog of JEDEC Engineering Standards and Publications or call Global Engineering Documents, USA and Canada (1-800-854-7179), International (303-397-7956)

> Printed in the U.S.A. All rights reserved

PLEASE!

DON"T VIOLATE THE LAW!

This document is copyrighted by the EIA and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

Global Engineering Documents 15 Inverness Way East Englewood, CO 80112-5704 or call U.S.A. and Canada 1-800-854-7179, International (303) 397-7956

https://www.reguanli.com

EXTENSION OF THERMAL TEST BOARD STANDARDS FOR PACKAGES WITH DIRECT THERMAL ATTACHMENT MECHANISMS

(From JEDEC Board Ballot JCB-98-93, formulated under the cognizance of the JC-15.1 Committee on Thermal Characterization.)

1 Background

Previous JEDEC standards [1-2] and other test board standards residing under the thermal measurement overview document [3] have described design specifications for construction of thermal test boards. These specifications were intended for conventional leaded and leadless packages. They did not address packages designed with the intention of direct thermal attachment to the test board such as deep downset packages or thermally tabbed packages. This specification provides additional design detail for use in developing thermal test boards with application to these package types. The design detail is in addition to and not in replacement of the design specifications of those previous standards.

This specification should be used in conjunction with the electrical test procedures described in JESD51-1, "Integrated Circuit Thermal Measurement Method - Electrical Test Method (Single Semiconductor Device)," [4], and JESD51-2, "Integrated Circuit Thermal Test Method Environmental Conditions - Natural Convection (Still Air)," [5].

1.1 References

JESD51-3, "Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages."

JESD51-7, "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages."

JESD51, "Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device)."

JESD51-1, "Integrated Circuit Thermal Measurement Method - Electrical Test Method (Single Semiconductor Device)."

JESD 51-2, "Integrated Circuit Thermal Test Method Environmental Conditions - Natural Convection (Still Air)."

2 Scope

This specification provides for additional design geometries to be added to established thermal test board standards. The additions are only to allow testing of packages that need direct thermal contact with the thermal test board. Boards designed with this specification are not to be used on packages that do not require direct thermal attachment to the test board.

Following the intent of the previous test board specifications, this specification allows design of both universal test boards for a wide number of package geometries within a package family or for the design of unique boards for single packages.

3 Top Layer Trace Design

3.1 For single package test board designs

The thermal attach pad on the test board will be made on the top trace layer. The attach pad width and length dimensions are to be no more than 1 mm greater than the corresponding width and length dimensions of the thermal attachment structure. For example, if a thermal attachment area has an exposed area of 12 mm x 12 mm on the bottom of a 28 mm x 28 mm package, the thermal attach pad will be no larger than 13 mm x 13 mm. The array must not be smaller than the thermal attachment structure.

3.2 For universal or nested test board designs

The thermal attach area is to be made of an array of 1.0 mm x 1.0 mm (+/-0.08 mm) trace squares separated by 0.2 mm (+/-0.08 mm) clearances as shown in figure 1. The array is to be large enough to encompass the largest thermal attachment structure anticipated for use on the test board. The array must not be smaller than the thermal attachment structure. The array is to be positioned to maximize the number of trace squares that overlap the package's thermal attachment area.

NOTES

1 The trace pattern used for the thermal attachment area must not contact any traces soldered to leads.

2 The Cu thickness of the thermal attach pad must be as specified by the general thermal test card specification documents.

4 Thermal Vias

- Thermal vias are only allowed on multi-layer test boards.
- Thermal vias for single package test board designs will be spaced on a 1.2 mm x 1.2 mm grid. This maintains the same thermal via spacing as allowed for universal test boards.
- One thermal via will exist for each trace square of a thermal attach area for a universal test board design. This thermal via will be centered within trace square.
- The thermal via diameter is 0.3 mm (+/- 0.08 mm).



Figure 1 — Trace array pattern for thermal attachment area showing 1.0 mm x 1.0 mm trace squares seperated by 0.2 mm spaces.

- The thermal via must provide thermal contact to the top buried plane in the multi-layer test board only.
- Thermal vias shall be plated to a minimum of 0.025 mm Cu thickness throughout the via barrel.
- Isolation Clearance Regions: Isolation clearance regions are required in the bottom buried plane for all thermal vias. An isolation clearance of no less than 0.6 mm in diameter shall be used. Isolation clearance regions are to be designed such that no isolation region merges with another. This will leave the bottom buried plane continuous from an electrical and thermal standpoint.

5 Solder Masks

Solder masking is optional, but when used, shall be kept clear of the thermal attachment area or array.

6 Data Presentation

Table 1 lists parameters specified in this document. The "User" column allows the user to input actual measured values from his/her test boards. This table shall be appended to the table from the PCB description specification when used.

	Specified Geometry	Specification Value	User	
1	Attachment Pad Size	attach geometry size or less		
	(single PCB)	than 1 mm larger		
2	Attachment Array Size	size of largest attach		
	(nested PCB)	geometry		
3	Array Trace Square Size	1.0 mm x 1.0 mm		
4	Array Trace Spacing	0.2 mm		
5	Via Diameter	0.3 mm		
6	Via Spacing	1.2 mm		
7	Via Plating Thickness	0.025 mm		
	(Minimum)			
8	Isolation Clearance Diameter	$\geq 0.6 \text{ mm}$		
9	Number of Vias to Top Buried			
	Layer			
10	Via Attached to Bottom Trace	optional		
	Layer			

Table 1 — S	Specified	Parameters	and V	alues	Used.
	premieu	1 al allicul s	and v	anucs	Uscu.





https://www.reguanli.com